Design and Synthesis of Efficient FSM for Master and Slave Interface in AMBA AHB
- P.Harishankar
- Mr.Chusen Duari
- Mr. Ajay Sharma
Nowadays in industry development of Silicon on Chip (SOC) devices with reusable IP cores are given higher priority, the major challenge faced here is to ensure proper lossless communication between these IP cores in SOC device, this can be ensured with the help of standard communication protocols such as AMBA from ARM Ltd. In this paper we design and synthesize efficient Finite State Machine (FSM) for master and slave interface in AMBA AHB. The interfaces are capable of responding to split, retry and error responses during a simple read and write transfer. The AMBA AHB system is designed using Hardware description language such as Verilog using Modelsim tool and synthesized using Xilinx ISE tool.
P.Harishankar, Mr.Chusen Duari, Mr. Ajay Sharma. "Design and Synthesis of Efficient FSM for Master and Slave Interface in AMBA AHB".INTERNATIONAL JOURNAL OF ENGINEERING DEVELOPMENT AND RESEARCH ISSN:2321-9939, Vol.2, Issue 3, pp.3167-3175, URL :https://rjwave.org/ijedr/papers/IJEDR1403042.pdf
Volume 2 Issue 3
Pages. 3167-3175
