Design And Comparison Of Viterbi Decoder On Spartan-3A (XC3S400A-4FTG256C) and Spartan-3E (XC3S500E-4FT256) Using Verilog
- Patel Jigar B
- Nabila Sheikh
Convolutional encoder, FPGA, Traceback method, Spartan-3A (XC3S400A- 4FTG256C) Board, Spartan-3E (XC3S500E- 4FT256) , Viterbi decoder
It is well known that data transmissions over wireless channels are affected by attenuation, distortion, interference and noise, which affect the receiver’s ability to receive correct information. Convolutional encoding with Viterbi decoding is a powerful method for forward error detection and correction. It has been widely deployed in many wireless communication systems to improve the limited capacity of the communication channels. In this paper, we present a comparison of Two different method for Implementation which is Spartan-3A (XC3S400A- 4FTG256C) Field- Programmable Gate Array and Spartan-3E (XC3S500E- 4FT256) of Viterbi Decoder with a constraint length of 3 and a code rate of 1/2.
Patel Jigar B, Nabila Sheikh. "Design And Comparison Of Viterbi Decoder On Spartan-3A (XC3S400A-4FTG256C) and Spartan-3E (XC3S500E-4FT256) Using Verilog".INTERNATIONAL JOURNAL OF ENGINEERING DEVELOPMENT AND RESEARCH ISSN:2321-9939, Vol.2, Issue 2, pp.2512-2517, URL :https://rjwave.org/ijedr/papers/IJEDR1402194.pdf
Volume 2 Issue 2
Pages. 2512-2517
