Paper Title

Comparison of Conventional low Power Flip Flops with Pulse Triggered Generation using Signal Feed through technique.

Authors

  • Inder Singh
  • VinayKumar

Keywords

Flip flop, low power, pulse triggered, signal feed through

Abstract

The objective to design and compare a low-power flip-flop (FF) design presenting an Explicit type pulse-triggered framework . Pulse triggered method use used for clock to resolves lengthy discharging path issue in conventional explicit type pulse-triggered FF (P-FF) design and achieves better rate and energy efficiency. a novel power effective pulse triggered flip flop design with lowest no. of transistors is suggested. Various publish structure simulator outcomes based on Mentor Eldo Simmulator CMOS 180-nm technology .

Article Type

Published

How To Cite

Inder Singh, VinayKumar. "Comparison of Conventional low Power Flip Flops with Pulse Triggered Generation using Signal Feed through technique.".INTERNATIONAL JOURNAL OF ENGINEERING DEVELOPMENT AND RESEARCH ISSN:2321-9939, Vol.5, Issue 2, pp.1243-1248, URL :https://rjwave.org/ijedr/papers/IJEDR1702201.pdf

Issue

Volume 5 Issue 2 

Pages. 1243-1248

Article Preview